


EB555 Schematic Directory

SHEET	DESCRIPTION
sht 1	Schematic Directory
sht 2	Block diagram
sht 3	21555 (DrawBridge - 66MHz)
sht 4	21555 Parallel & Serial ROM, latches and MDM
sht 5	Secondary clock generation & hot swap test
sht 6	Pull up resistors for 21555 signals
sht 7	Primary Edge Connector and svio generation
sht 8	System Slot - PICMG or PCI Option
sht 9	PCI Secondary Option slots Middle and Bottom
sht 10	3.3V Voltage regulator and bulk decoupling
sht 11	Mictor Connectors


1-7-2000\_16:53 CDATE=1-NOV-1997

REVISION				intel	DRN.	DATE	ENG. SMC	DATE	TITLE				
CHK	CHANGE NO.	REV	EB555 21555 EVALUATION BOARD		CHK'D.	DATE	BOARD LOCATION:		EB555				
							SHEET		OF				
					USRA:		TOP DOCUMENT NUMBER:		SIZE	CODE	NUMBER	REV.	
					FIRST USED ON OPTION/MODEL:				B				




EB555 Block Diagram



1-12-2000-14-16			
ENG. SMC	DATE	TITLE	
BOARD LOCATION	DF	EB555	
SHEET	DF	SIZE B	CODE
TOP DOCUMENT NUMBER		NUMBER	
		REV. 2	



## Initialization Selections




J20	DOWN = Pull DOWN	UP = Pull UP
SW1 = pr_2	NO SROM	SROM
SW2 = pr_3	DEBUG - No Lockout	NORMAL - Lockout
SW3 = pr_4	Synch	Async
SW4 = pr_5	DB S_CLKO DISABLED	DB S_CLKO ENABLED
SW5 = pr_6	21554 as Central Function	System Slot as Central Function


J21	SYSTEM SLOT AS ARBITER	DRAWBRIDGE AS ARBITER
SW1=pr_ad7	DOWN	UP
SW2=DB(s_req0)	DOWN	UP
SW3=DB(s_gnt0)	DOWN	UP
SW4=s_req1	DOWN	UP
SW5=s_gnt1	DOWN	UP

J9	DOWN = Pull DOWN	UP = Pull UP
SW1 = s_rst	PICMG_RST	DB_RST
SW2 = IDSEL	PICMG (top slot)	PCI (top slot)
SW3 = pr_4	PICMG (top slot)	PCI (top slot)
SW4 = pr_5	Enable Prim 64-bit	Disable Prim 64-bit
SW5 = pr_6	ROM Socket	Flash ROM





## Parallel ROM



This Socket has a Write Enable Pin So is unsuitable for an EPROM



## Serial ROM




## Parallel ROM Address Latches


2-24-2000\_13:59

ENG. SMC	DATE	TITLE:
BOARD LOCATION:	DF	EB555 4
SHEET	SIZE B	CODE
TOP DOCUMENT NUMBER:	NUMBER	REV.


Compact PCI Hot Swap Test Circuit




Positional requirement



Clock Generation



E3



Series resistors should be close to the buffer outputs.  
Clock traces should be kept the same length  
Keep clock signals on same layer  
Avoid vias and other transmission discontinuities

Central Function

21554		System Slot	
In	Out	In	Out
R65	R68	R68	R65
R72	R69	R69	R72
R91	R92	R92	R73
R115	R116	R116	R91
			R115


External Oscillator

In	Out
R93	R65





1-19-2000-18-49

ENG. SMC	DATE	TITLE:
BOARD LOCATION:	DF	EB555 5
SHEET	SIZE B	CODE
TOP DOCUMENT NUMBER:	NUMBER	REV.

64-Bit Pull-Ups  
R = 4.99K ohms




21554 PR\_AD and Misc Pull-Ups/Downs





2-24-2000\_13:59

ENG. SMC	DATE	TITLE	EB555		6	REV.
BOARD LOCATION:	DF	SIZE B	CODE	NUMBER		
SHEET						
TOP DOCUMENT NUMBER:						





NOTE: R43, R45, and R114 are not populated as they are the responsibility of the motherboard.




SYSTEM SLOT: 64-BIT PCI

J101  
12-39839-19

PCI			PICMG		
B09	PRSENT1-1	F09			
B10	RESERVED	F10		SS-REQ1	
B11	PRSENT1-2	F11			
B14	RESERVED	F14		CLKA	
B16	CLK	F16		CLKB	
B18	REQ#	F18		PICMG-REQ	




PICMG System Slot 64-Bit PCI



PICMG			PCI		
E09	A09	RESERVED			
E11	A11	RESERVED			
E14	A14	RESERVED			
E17	A17	GNT#			
E19	A19	S-PME			
E26	A26	IDSEL			

Put two 0.1uF and two 0.22uF close to each of the two connectors






12-16-1999\_14:35

ENG. SMC	DATE	TITLE	EB555		8
BOARD LOCATION	DF	SIZE CODE	NUMBER	REV.	
SHEET		B			
TOP DOCUMENT NUMBER					






Decoupling: bulk, for all power planes





Power regulation (3.3V)






1-7-2000\_10\_01

ENG. SMC	DATE	TITLE:	10
BOARD LOCATION:	DF	EB555	
SHEET		SIZE B	
TOP DOCUMENT NUMBER:		CODE	
		NUMBER	REV.

Secondary AD Signals






JTAG Connections



CBE, REQ, and GNT Lines

ROM and Control Lines



1-13-2000-7:20			
ENG. GWRD	DATE	TITLE	
BOARD LOCATION	DF	EB555	
SHEET	OF	SIZE B	CODE
TOP DOCUMENT NUMBER		NUMBER	REV.